The author describes the design of a MIL-STD-1750A mission processor (MP), which is generally based on the US Air Force Pave Pillar architecture. The MP is composed of a power conditioner unit, a chassis assembly, and a set of SEM-E (3/4 ATR)-size common modules. The common modules utilize a set of seven complex submicrometer CMOS integrated circuits as building blocks. The internal design architecture features a dual PI-Bus for intermodule communication and a dual TM-Bus for operational test and maintenance. The MP is capable of over 22-million-instruction/s performance on the Defense Avionics Instructions Set (DAIS) mix and contains up to 2.56 million words of random-access memory and 288 thousand words of read-only memory. The MP provides external interfaces to three dual redundant MIL-STD-1553B serial communication buses, two differential Small Computer System Interface (SCSI) buses, and IEEE-488 bus, and miscellaneous digital and analog discrete lines.


    Zugriff

    Zugriff über TIB

    Verfügbarkeit in meiner Bibliothek prüfen


    Exportieren, teilen und zitieren



    Titel :

    Submicron CMOS MIL-STD-1750A based mission processor


    Weitere Titelangaben:

    Ein Prozessor nach MIL-STD-1750A in CMOS-Technik


    Beteiligte:
    Coulon, K.E. (Autor:in)


    Erscheinungsdatum :

    1989


    Format / Umfang :

    4 Seiten


    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Print


    Sprache :

    Englisch




    High-Performance Software Emulation of 1750A Processor

    Kirk Reinholtz, W. / IEEE / AIAA | British Library Conference Proceedings | 1997


    A General Purpose Mil-Std-1750A Spacecraft Computer

    Frank, L. / Hersman, C. / Williams, S. et al. | British Library Conference Proceedings | 1993


    A fault-tolerant 1750A engine controller

    NELSON, S. / STANTON, W. / VOLP, J. | AIAA | 1986


    The SCP-STAR, a MIL-STD-1750A survivable CMOS/SOS computer

    OEY, P. / OCONNELL, F. / TEITELBAUM, S. et al. | AIAA | 1985


    Software Support for 1750A Expanded Memory

    Fleiss, Joel | SAE Technical Papers | 1986