A high-voltage CMOS technology featuring a 45 V maximum blocking voltage is described. The transistor output characteristics at high voltages are simulated by employing an impact-ionisation current model and the results are verified by measurements on fabricated test structures. Paper inverter operation is maintained up to a supply voltage of 35 V, despite a large impact-ionisation-induced mismatch in the pMOS and nMOS output characteristics at high voltages. In addition, simulation results reveal that impact-ionisation currents have little effect on inverter performance in terms of power dissipation. The inverter delay times are also found to be independent of the transistor sizes for supply voltages of above 25 V; therefore, small-geometry transistors can be used to reduce the overall area of the high-voltage circuits.


    Zugriff

    Zugriff über TIB

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    Theoretical and experimental evaluation of high-voltage CMOS inverters


    Weitere Titelangaben:

    Theoretische und experimentelle Entwicklung von Hochspannungs-CMOS-Invertern


    Beteiligte:
    Jankovic, N.D. (Autor:in) / Bushehri, E. (Autor:in)

    Erschienen in:

    Erscheinungsdatum :

    1994


    Format / Umfang :

    5 Seiten, 9 Bilder, 2 Tabellen, 10 Quellen




    Medientyp :

    Aufsatz (Zeitschrift)


    Format :

    Print


    Sprache :

    Englisch




    High voltage high power transistor inverters

    Stokes, R.W. | Tema Archiv | 1977



    Inverters: High Voltage or Low?. - Which is best?

    Hodkinson, R. L. | British Library Conference Proceedings | 1997


    Inverters: high voltage or low? Which is the best?

    Hodkinson,R.L. / Nelco Systems,GB | Kraftfahrwesen | 1997


    Evaluation of DC-link voltage ripple in five-phase PWM voltage source inverters

    Vujacic, M / Hammami, M / Dordevic, O et al. | BASE | 2019

    Freier Zugriff