Investigates the mathematical models which have been developed for such circuits and the asymptotic behavior (with m=infinity) of the maximal complexity of optimal circuits realizing functions of logic algebra on m variables; give comparative data on the modeling of CMOS circuits by known types of circuit (contact, functional relay-contact). Analysis of the estimates of the Shannon functions corresponding to various synthesis methods shows that for most Boolean functions with very many variables, the most advantageous method is synthesis based on modeling of CMOS circuits by relay-contact circuits. The methods of p and n modeling presented allow one to reduce the number of transistors by almost twofold in comparison with conventional synthesis methods (for a quite large number of variables). The p modeling method in practice turns out to be preferable, since circuits constructed by this method contain only two n-type transistors while the others are p-type triodes. It is known that the preparation of n type triodes is more complicated and less reliable.
Methods for logical design and estimation of the circuit complexity for CMOS circuits
Einbruchsalarm fuer das Auto
Soviet Microelectronics ; 12 , 1 ; 29-34
1983
6 Seiten, 7 Quellen
Aufsatz (Zeitschrift)
Englisch
Design rules for CMOS/SOS circuits
NTRS | 1980
Estimation of Fault Probability in a Logical Circuit by Use of Input Grouping
British Library Online Contents | 1998
|Latchup in CMOS Integrated Circuits
NTRS | 1985
|Development of CMOS integrated circuits
NTRS | 1979
|Exploration of CMOS-Memristive Neuromorphic Circuits
AIAA | 2011
|