This paper describes the architecture of a computer system, being designed and built for the U.S. Navy, that is expected to be the standard Navy shipboard computer for the next twenty years or so. It has a requirement for very high system reliability, which is addressed by a multiprocessor system configuration that can recover dynamically from hardware faults and support on-line repair of failed hardware elements. Successfully accomplishing this requires various types of redundant hardware elements and special system architecture features, as well as intelligent fault-recovery software. This also requires that the application programs be designed to participate fully in the recovery and reconfiguration process. This paper presents the overall system architecture and discusses a number of significant new features designed to support fault-tolerant operation, including a duplex control bus, a computer interconnection system, a technique for remote diagnostics, a single-button maintenance procedure, and special fault-handling software.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    A fault-tolerant system architecture for navy applications


    Weitere Titelangaben:

    Eine fehlertolerante Systemarchitektur fuer Anwendungen bei der Marine


    Beteiligte:
    Comfort, W.T. (Autor:in)

    Erschienen in:

    Erscheinungsdatum :

    1983


    Format / Umfang :

    18 Seiten, 5 Bilder, 8 Tabellen, 19 Quellen



    Medientyp :

    Aufsatz (Zeitschrift)


    Format :

    Print


    Sprache :

    Englisch




    Navy Fault Tolerant Validation Efforts

    Monaghan, T. / IEEE / AIAA | British Library Conference Proceedings | 1992


    Fault Tolerant Virtual Machine Architecture for Advanced Avionics Applications

    Ozols, J. / Pederson, D. A. / IEEE et al. | British Library Conference Proceedings | 1993


    FAULT DIAGNOSIS FOR FAULT TOLERANT CHASSIS ARCHITECTURE SYSTEMS

    YAO YIXIN / SMITH LANCE A / YU LEIBING | Europäisches Patentamt | 2019

    Freier Zugriff

    A Fault-Tolerant Processor Core Architecture for Safety-Critical Automotive Applications

    Ward, David D. / Touloupis, Emmanuel / Flint, James A et al. | SAE Technical Papers | 2005


    A fault-tolerant processor core architecture for safety-critical automotive applications

    Touloupis,E. / Flint,J.A. / Chouliaras,V.A. et al. | Kraftfahrwesen | 2005