The introduction of drive-by-wire systems into modern vehicles has generated new challenges for the designers of embedded systems. These systems, based primarily on microcontrollers, need to achieve very high levels of reliability and availability, but also have to satisfy the strict cost and packaging constraints of the automotive industry. Advances in VLSI technology have allowed the development of single-chip systems, but have also increased the rate of intermittent and transient faults that come as a result of the continuous shrinkage of the CMOS process feature size. This paper presents a low-cost, fault-tolerant system-on-chip architecture suitable for drive-by-wire and other safety-related applications, based on a triple-modular-redundancy configuration at the processor execution pipeline level.
A Fault-Tolerant Processor Core Architecture for Safety-Critical Automotive Applications
Sae Technical Papers
SAE 2005 World Congress & Exhibition ; 2005
2005-04-11
Aufsatz (Konferenz)
Englisch
A Fault-Tolerant Processor Core Architecture for Safety-Critical Automotive Applications
British Library Conference Proceedings | 2005
|A fault-tolerant processor core architecture for safety-critical automotive applications
Kraftfahrwesen | 2005
|Fault-tolerant clock synchronization for safety-critical applications
Kraftfahrwesen | 2004
|Fault-Tolerant Clock Synchronization for Safety-Critical Applications
British Library Conference Proceedings | 2004
|Multi Processor Micro-Controllers for Automotive Safety-Critical Applications
British Library Conference Proceedings | 2005
|