Verification is important aspect of process of designing application-specific integrated circuit (ASIC). Design must not only be functionally accurate, but must also maintain correct timing. IFA, Intelligent Front Annotation program, assists in verifying timing of ASIC early in design process. This program speeds design-and-verification cycle by estimating delays before layouts completed. Written in C language.
Estimating Delays In ASIC's
NASA Tech Briefs ; 18 , 8
1994-08-01
Sonstige
Keine Angabe
Englisch
Predicting Lifetimes Of CMOS ASIC's From Test Data
NTRS | 1993
|Estimating Magnitude and Duration of Incident Delays
British Library Online Contents | 1997
|Estimating Signalized Intersection Delays to Transit Vehicles
Transportation Research Record | 2011
|Estimating Magnitude and Duration of Incident Delays
Online Contents | 1997
|Multi-Cone Model for Estimating GPS Ionospheric Delays
Online Contents | 2009