Susceptibilities of power metal-oxide/semiconductor field-effect transistors (MOSFET's) to single-event gate ruptures analyzed by exposing devices to beams of energetic bromine ions while applying appropriate bias voltages to source, gate, and drain terminals and measuring current flowing into or out of each terminal.


    Zugriff

    Zugriff über TIB

    Verfügbarkeit in meiner Bibliothek prüfen


    Exportieren, teilen und zitieren



    Titel :

    Analyzing Single-Event Gate Ruptures In Power MOSFET's


    Beteiligte:

    Erschienen in:

    Erscheinungsdatum :

    1993-12-01



    Medientyp :

    Sonstige


    Format :

    Keine Angabe


    Sprache :

    Englisch





    A review of the techniques used for modeling single-event effects in power MOSFET's

    Johnson, G.H. / Palau, J.M. / Dachs, C. et al. | Tema Archiv | 1996



    Automated System Tests High-Power MOSFET's

    Huston, Steven W. / Wendt, Isabel O. | NTRS | 1994


    Driver Circuit For High-Power MOSFET's

    Letzer, Kevin A. | NTRS | 1991