Modification of decoding algorithms leads to simplified conceptual designs for time- and transform-domain Reed-Soloman (RS) decoders suitable for implementation as very-large-scale integrated (VLSI) circuits. New conceptual decoders determine simultaneously errata-locator and errata-evaluator polynomials as part of simplified scheme for corrections of errors and erasures in RS codes. Highly suitable for implementation in both VLSI circuitry and in software on general-purpose computer.


    Zugriff

    Zugriff über TIB

    Verfügbarkeit in meiner Bibliothek prüfen


    Exportieren, teilen und zitieren



    Titel :

    Pipeline Time- And Transform-Domain Reed-Solomon Decoders


    Beteiligte:
    Hsu, In-Shek (Autor:in) / Truong, Trieu-Kie (Autor:in) / Deutsch, L. J. (Autor:in) / Satorius, E. H. (Autor:in) / Reed, I. S. (Autor:in)

    Erschienen in:

    Erscheinungsdatum :

    01.05.1990



    Medientyp :

    Sonstige


    Format :

    Keine Angabe


    Sprache :

    Englisch




    Joint Synchronization Of Viterbi And Reed-Solomon Decoders

    Statman, Joseph I. / Chauvin, Todd H. / Cheung, Kar-Ming et al. | NTRS | 1995



    Real-Time Reed-Solomon Decoder

    Online Contents | 1994


    Real-Time Reed-Solomon Decoder

    Maki, Gary K. / Cameron, Kelly B. / Owsley, Patrick A. | NTRS | 1994


    Fast Transform Decoding Of Nonsystematic Reed-Solomon Codes

    Truong, Trieu-Kie / Cheung, Kar-Ming / Shiozaki, A. et al. | NTRS | 1992