The architectural basis for an advanced fault tolerant on-board computer to succeed the current generation of fault tolerant computers is examined. The network error tolerant system architecture is studied with particular attention to intercluster configurations and communication protocols, and to refined reliability estimates. The diagnosis of faults, so that appropriate choices for reconfiguration can be made is discussed. The analysis relates particularly to the recognition of transient faults in a system with tasks at many levels of priority. The demand driven data-flow architecture, which appears to have possible application in fault tolerant systems is described and work investigating the feasibility of automatic generation of aircraft flight control programs from abstract specifications is reported.
Fault tolerant architectures for integrated aircraft electronics systems, task 2
01.06.1984
Report
Keine Angabe
Englisch
Fault-tolerant and self-testable architectures for zero failure electronics
British Library Conference Proceedings | 1997
|Fault-tolerant and self-testable architectures for zero failure electronics
Kraftfahrwesen | 1997
|