Report describes technique using fault simulator implemented entirely in hardware to generate and optimize test vectors for microprocessor. Hardware fault simulator approach reduces test time, while maintaining high reliability in detecting faults.
Hardware Fault Simulator Generates Test Vectors For Complex IC's
NASA Tech Briefs ; 8 , 2
01.11.1984
Sonstige
Keine Angabe
Englisch
NTRS | 1983
|Turbulence simulator generates two layers
British Library Online Contents | 2001
Hardware Fault Simulator for Microprocessors
NTRS | 1983
|Hardware&software complex 'The driver's simulator'
Tema Archiv | 2003
|British Library Online Contents | 1992