A design approach for video signal processors is presented that is driven by characteristics of the algorithms, rather than by technological enhancements to conventional microprocessor-style DSP architectures. The goal of this algorithm-driven approach is the design of processors that possess not only the flexibility to execute several algorithms, but an order of magnitude lower complexity than conventional processors. This design approach is applied to the design of a high-speed signal processor targeted at video compression algorithms including the 8/spl times/8 DCT, wavelet/subband coding, and vector quantization. The fabricated processor chip can execute each algorithm at up 25 MPixels/sec and has been implemented with only 80,000 transistors in a 1.2-/spl mu/m CMOS process.<>


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    An algorithm-driven processor design for video compression


    Beteiligte:
    Molloy, S. (Autor:in) / Schoner, B. (Autor:in) / Madisetti, A. (Autor:in) / Jain, R. (Autor:in) / Matic, R. (Autor:in)


    Erscheinungsdatum :

    01.01.1994


    Format / Umfang :

    541249 byte




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    An Algorithm-Driven Processor Design for Video Compression

    Molloy, S. / Schoner, B. / Madisetti, A. et al. | British Library Conference Proceedings | 1994



    Video Compression Hardware Implementation using Programmable Media Processor

    Kratochvil, T. / Fryza, T. / IEEE et al. | British Library Conference Proceedings | 2003


    A High Compression Algorithm for Video Stream

    Liu, Wei-feng / Lu, Ji-li / Wang, Zeng-fu et al. | IEEE | 2008


    VIDEO PROCESSOR AND VIDEO PROCESSING SYSTEM

    OMURA YOHEI / MATSUMOTO YUJI / SHITASHIMIZU TAKESHI | Europäisches Patentamt | 2022

    Freier Zugriff