This paper introduces frame- and module-based configuration memory error recovery (FMER), that is, a FMER technique targeting triple modular redundant (TMR) designs that are realized on SRAM-based FPGAs. Module-based configuration memory (CM) error recovery (MER) is used to reconfigure on demand the CM of faulty TMR modules, whereas the remaining CM of the device recovers from soft errors with periodic scrubbing. We derive reliability, availability, and power consumption models of TMR designs that incorporate FMER, MER, blind scrubbing, and no recovery at all, and show that FMER is particularly beneficial for missions that require high reliability or availability subject to a low-energy budget.
FMER: An Energy-Efficient Error Recovery Methodology for SRAM-Based FPGA Designs
IEEE Transactions on Aerospace and Electronic Systems ; 54 , 6 ; 2695-2712
2018-12-01
2518746 byte
Aufsatz (Zeitschrift)
Elektronische Ressource
Englisch
SEU mitigation strategies for SRAM-based FPGA
SPIE | 2011
|SRAM based re-programmable FPGA for space applications
Tema Archiv | 1999
|SEU mitigation strategies for SRAM-based FPGA [8196-38]
British Library Conference Proceedings | 2011
|