An SRAM (static random access memory)-based reprogrammable FPGA (field programmable gate array) is investigated for space applications. A new commercial prototype, named the RS family, was used as an example for the investigation. The device is fabricated in a 0.25 mu m CMOS technology. Its architecture is reviewed to provide a better understanding of the impact of single event upset (SEU) on the device during operation. The SEU effect of different memories available on the device is evaluated. Heavy ion test data and SPICE simulations are used integrally to extract the threshold LET (linear energy transfer). Together with the saturation cross-section measurement from the layout, a rate prediction is done on each memory type. The SEU in the configuration SRAM is identified as the dominant failure mode and is discussed in detail. The single event transient error in combinational logic is also investigated and simulated by SPICE. SEU mitigation by hardening the memories and employing EDAC (error detection and correction) at the device level are presented. For the configuration SRAM (CSRAM) cell, the trade-off between resistor dc-coupling and redundancy hardening techniques are investigated with interesting results. Preliminary heavy ion test data show no sign of SEL (single event latch-up). With regard to ionizing radiation effects, the increase in static leakage current (static ICC) measured indicates a device tolerance of approximately 50 krad(Si).


    Zugriff

    Zugriff über TIB

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    SRAM based re-programmable FPGA for space applications


    Beteiligte:
    Wang, J.J. (Autor:in) / Katz, R.B. (Autor:in) / Sun, J.S. (Autor:in) / Cronquist, B.E. (Autor:in) / McCollum, J.L. (Autor:in) / Speers, T.M. (Autor:in) / Plants, W.C. (Autor:in)


    Erscheinungsdatum :

    1999


    Format / Umfang :

    8 Seiten, 11 Quellen




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Print


    Sprache :

    Englisch




    SEU mitigation strategies for SRAM-based FPGA

    Luo, Pei / Zhang, Jian | SPIE | 2011


    SEU mitigation strategies for SRAM-based FPGA [8196-38]

    Luo, P. / Zhang, J. / SPIE (Society) | British Library Conference Proceedings | 2011



    Atmel View for Re-Programmable Rad Hard Space FPGA

    Renaud, N. / Eurospace | British Library Conference Proceedings | 2005