Introducing a new strategy for verification of System On Chip (SoC) using system Verilog. System Verilog provides a great platform for verification. The OOPs concept in System Verilog make it more reliable. There are many existing SoC verification methods are available. But most of them are not that much efficient. So here we are planning to introduce a new verification strategy that takes many of the positive characteristics of the existing strategies and mixes them together to have an efficient and perfect strategy by using the advantages of System Verilog.
Block Level SoC Verification Using Systemverilog
2019-06-01
2589953 byte
Aufsatz (Konferenz)
Elektronische Ressource
Englisch
IuD Bahn | 2008
|IuD Bahn | 2008
|GPS Block IIR Accuracy Verification
British Library Conference Proceedings | 1997
|Formal Verification at System Level
British Library Conference Proceedings | 2009
|Spacecraft System-Level EMC Test Verification
Springer Verlag | 2020
|