Tens of terabits-per-second bandwidth will be required for revolutionary chip-multithreading (CMT) architectures. In this presentation, we will review the technical challenges for electrical signaling and discuss how parallel optical interconnects could be valuable in CMT architectures.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    The chip-multithreading architecture and parallel optical interconnects


    Beteiligte:
    Huang, D. (Autor:in) / Sze, T. (Autor:in) / Krishnamoorthy, A.V. (Autor:in) / Alamo, A.D. (Autor:in) / Beckman, D. (Autor:in) / Fazelpour, S. (Autor:in) / Davidson, H. (Autor:in) / Cooley, J. (Autor:in) / Lytel, R. (Autor:in)


    Erscheinungsdatum :

    2004-01-01


    Format / Umfang :

    156999 byte





    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch




    Parallel Optical Network Interconnects

    IEEE | British Library Conference Proceedings | 1999


    Three-dimensional micro-optical architecture for chip-level optical interconnects [4292-31]

    Prather, D. W. / Venkataraman, S. / LeCompte, M. R. et al. | British Library Conference Proceedings | 2001


    Applications of Parallel Optical Interconnects

    IEEE; Lasers and Electro-Optics Society | British Library Conference Proceedings | 1996


    Applications of parallel optical interconnects

    Grimes, G.J. / Wong, Y.M. / Anthony, P.J. et al. | IEEE | 1996