The paper proposes a new design of Global Positioning System (GPS) signal acquisition engine - a critical and the most time consuming block of any GPS receiver - based on fast time domain circular correlator. The efficient implementation of design on powerful Virtex 5 Field Programmable Gate Array (FPGA) is the main focus of the paper. The architecture GP2021, a discontinued GPS correlator IC, serves as partial reference of our approach. The results show the significant reduction not only in the FPGA resources but also improvement in the signal acquisition time from seconds to milliseconds.
Fast approach to GPS Signal Acquisition in Future GPS Receivers
01.06.2013
1003991 byte
Aufsatz (Konferenz)
Elektronische Ressource
Englisch
Receivers for signal acquisition
Tema Archiv | 1977
|Fast Acquisition Techniques for GPS Receivers
British Library Conference Proceedings | 1998
|A Fast Acquisition Algorithm for Indoor Software Receivers
British Library Conference Proceedings | 2005
|Fast Acquisition by Matched Filter Technique for GPS/GLONASS Receivers
British Library Conference Proceedings | 1998
|An Adaptive Threshold Algorithm of Fast Acquisition for Software GPS Receivers
British Library Online Contents | 2007
|