In this paper, we describe a relation that allows to generate Viterbi decoders for FPGA platforms. These decoders are created from the vectors that describe the adders of a convolutional encoder with code rate 1/2. This relation has been used to implement a script in Mat lab, which generates decoders in VHDL language for an FPGA platform from a basic set of entities used to create ACS cells.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    Viterbi Decoders Generation for FPGA Platforms




    Erscheinungsdatum :

    2013-11-01


    Format / Umfang :

    518385 byte




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    Joint Synchronization Of Viterbi And Reed-Solomon Decoders

    Statman, Joseph I. / Chauvin, Todd H. / Cheung, Kar-Ming et al. | NTRS | 1995



    The Application of Smart Pixels to High Performance Viterbi Decoders

    IEEE; Lasers and Electro-Optics Society | British Library Conference Proceedings | 1994



    Coupled receiver-decoders

    Hamkins, J. / Divsalar, D. / Mielczarek, B. | NTRS | 2000