An exact mathematical model is developed for a discrete loop of a general order particularly suitable for digital computation. The deterministic response of the loop to the phase step and the frequency step is investigated. The design of the digital filter for the second-order loop is considered. Use is made of the incremental phase plane to study the phase error behavior of the loop. The model of the noisy loop is derived and the optimization of the loop filter for minimum mean-square error is considered.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    On Higher Order Discrete Phase-Locked Loops


    Beteiligte:

    Erschienen in:

    Erscheinungsdatum :

    1972-09-01


    Format / Umfang :

    1789358 byte




    Medientyp :

    Aufsatz (Zeitschrift)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch





    Interferences in Phase-Locked Loops

    Blanchard, A. | IEEE | 1974


    Parallel Digital Phase-Locked Loops

    Sadr, Ramin / Shah, Biren N. / Hinedi, Sami M. | NTRS | 1995