This paper presents the design methodology of a complete digital pre-distortion system that enables the power amplifier linearization. This system employs the memory polynomial model for its realization. The performance of the linearization is validated by using an LTE carrier signal in the band of 10 MHz. This integrated solution is capable of linearizing any real power amplifier from measurements of AM/AM and AM/PM conversion curves. Furthermore, this development test bed is able to predict the behavior and facilitates the design analysis of a pre-distorter. The experimental results are implemented employing a DSP-FPGA by using DSP Builder tool to obtain the VHDL hardware description. The proposed model shows a spurious-free dynamic range of 50 dBm and an adjacent channel power ratio reduction of 25 dBc for the NXP 10W power amplifier.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    FPGA-Based Modeling and Design Methodology of a Digital Pre-distortion System for Power Amplifier Linearization




    Erscheinungsdatum :

    2016-11-01


    Format / Umfang :

    1057481 byte




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    Power amplifier linearization using cubic spline interpolation

    Lohtia,A. / Goud,P.A. / Englefield,C.G. et al. | Kraftfahrwesen | 1993


    Machine Learning based Adaptive Predistorter for High Power Amplifier Linearization

    Lu, Jingyang / Li, Lun / Nguyen, John et al. | IEEE | 2019


    High-level low power FPGA design methodology

    Wolff, F.G. / Knieser, M.J. / Weyer, D.J. et al. | IEEE | 2000


    Linearization of harmonic controlled high efficiency power amplifier

    Kinoshita,Y. / Sekine,K. / Dooi,Y. et al. | Kraftfahrwesen | 1991


    High-Level Low Power FPGA Design Methodology

    Wolff, F. C. / IEEE | British Library Conference Proceedings | 2000