In this article, an improved single-phase dual-ground transformerless inverter topology is proposed. The proposed inverter topology is able to generate a 7L output voltage waveform with a boosting factor of 1.5. The increased voltage gain of the proposed topology does not result in increased voltage stress on the components. The proposed structure requires 8 IGBTs, one diode, and three switched capacitors (SCs) with self-voltage balancing. To further reduce leakage current, the proposed topology employs a dual ground configuration between the source's negative terminal and the grid's neutral. A comparison with recent seven-level inverter topologies is included to emphasize the proposed topology's benefits. After confirming the viability of the proposed topology through simulation using the Simulink platform, an experimental validation using 1 kW is carried out using a prototype setup, and the results are measured.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    Single-Phase Dual Ground 7L Inverter Topology with Reduced Component Count and Stress


    Beteiligte:
    Iqbal, Atif (Autor:in) / M, Jagabar Sathik (Autor:in) / NP, Gopinath (Autor:in) / Guzinski, Jaroslaw (Autor:in)


    Erscheinungsdatum :

    31.07.2024


    Format / Umfang :

    2480909 byte




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    Cascade multilevel inverter based topology with reduced switch count

    Gupta, Hemant / Yadav, Arvind / Maurya, Sanjay | IEEE | 2020



    A Common Ground Switched-Capacitor Multilevel Inverter With a Low Component Count

    Yao, Jia / Zhang, Zeyv / Zheng, Xiaofeng et al. | IEEE | 2024


    Grid Integration of Photovoltaic System with a Single-Phase Reduced Switch Multilevel Inverter Topology

    Kumar, Devineni Gireesh / Ganesh, Aman / Rao, D S Naga Malleswara et al. | IEEE | 2022


    Three-Phase Magnetic-Less Boosting Multilevel Inverter Topology With Reduced Components

    Sandeep, N. / Ali, J S M / Kumar Verma, Arun et al. | IEEE | 2019