Placers which only consider wire-length minimization may produce irresolvable routing-congested placement solution for VLSI circuits. Placement with routability approach is more realistic with current large problems. Therefore, it is required to develop in early stage an effective routability driven global placement algorithm for modern mixed sized circuit. This paper introduce a new and modern routability driven global placer inspired by the resource allocation and patterns in the plants. We mimic the resource allocation technique of the plants to various parts of it, in VLSI circuit placement problem. We present routability driven global placement in two stages. First, selecting suitable nets to place based on strength of net. Second, finding suitable bins for higher order nets to gets place while avoiding congestion. Result shows that at early stage we can reduce the congestion and hence provide an incentive for the later stages- Detailed placement. We performed our experiment on ISPD 2011 benchmark circuits and compared our HPWL and overall congestion with ISPD’11 contestants, Ripple, mPL11, SimPLR.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    Global Placement for Large-scale Mixed-size Design VLSI Circuits using Plant Model


    Beteiligte:


    Erscheinungsdatum :

    01.03.2018


    Format / Umfang :

    1589008 byte




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    Mixed Voltage VLSI Design

    Panwar, R. / Alkalaj, L. / Rennels, D. et al. | British Library Conference Proceedings | 1993


    VLSI Hierarchical Placement Using Discrete Tunneling Algorithm

    Koakutsu, S. / Nagano, H. / Hirata, H. | British Library Online Contents | 1995


    Processes for VLSI Circuits

    Wade, T. E. | NTRS | 1984


    Optimizing costs of VLSI circuits

    Cook, K. B., Jr. / Kerns, D. V., Jr. | NTRS | 1980


    Multichip modules for today's VLSI circuits

    Moravec, T.J. / Jensen, R.J. / Coogan, S.A. et al. | Tema Archiv | 1990