This paper presents analysis and design of bitplane parallel architecture for embedded block coding with optimization truncation (EBCOT) tier-1 in JPEG2000. By detailed analysis of bitplane parallel context modeling, we discover the reason that causes the degradation of the parallel entropy coding performance. Two improved methods, referred to as data-pairs ordering (DPO) and flexible MQ (FMQ) coder are proposed. The coding speed can be improved greatly by using the improved bitplane parallel coding methods. Compared with the conventional bitplane parallel architecture, our architecture can decrease about 24% of the computation time.
Analysis and high performance parallel architecture design for EBCOT in JPEG2000
IEEE International Conference on Image Processing 2005 ; 3 ; III-996
01.01.2005
266553 byte
Aufsatz (Konferenz)
Elektronische Ressource
Englisch
Analysis and High Performance Parallel Architecture Design for EBCOT in JPEG2000
British Library Conference Proceedings | 2005
|Highly Efficient and Parallel VLSI Architecture Design for JPEG2000 of 2D-DWT
British Library Online Contents | 2004
|Novel architecture for the JPEG2000 block coder
British Library Online Contents | 2004
|Design of High Efficient JPEG2000 Bit-Plane Encoder
British Library Online Contents | 2005
|