Highly Efficient and Parallel VLSI Architecture Design for JPEG2000 of 2D-DWT
JOURNAL- XIAN JIAOTONG UNIVERSITY ; 38 ; 149-153
01.01.2004
5 pages
Aufsatz (Zeitschrift)
Unbekannt
DDC: | 500 |
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
Analysis and High Performance Parallel Architecture Design for EBCOT in JPEG2000
British Library Conference Proceedings | 2005
|NTRS | 1985
|Design of High Efficient JPEG2000 Bit-Plane Encoder
British Library Online Contents | 2005
|Novel architecture for the JPEG2000 block coder
British Library Online Contents | 2004
|