This paper describes the implementation of a stereo depth measurement algorithm in hardware on field programmable gate arrays (FPGAs). This system generates 8 bit sub-pixel disparities on 256 by 360 pixel images at video rate (30 frames/sec). The algorithm implemented is a multi-resolution, multi-orientation phase-based technique called local weighted phase-correlation (Fleet, 1994). Hardware implementation speeds up the performance more than 300 times that of the same algorithm running in software. In this paper, we describe the programmable hardware platform, the base stereo vision algorithm and the design of the hardware. We include various trade-offs required to make the hardware small enough to fit on our system and fast enough to work at video rate. We also show sample outputs from the functioning hardware. Although this paper is specifically focused on phase-based stereo vision FPGA realizations, most of the design issues are common to other DSP and vision applications.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    Video-rate stereo depth measurement on programmable hardware


    Beteiligte:
    Darabiha, A. (Autor:in) / Rose, J. (Autor:in) / Maclean, J.W. (Autor:in)


    Erscheinungsdatum :

    01.01.2003


    Format / Umfang :

    699197 byte





    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    Video-Rate Stereo Depth Measurement on Programmable Hardware

    Darabiha, A. / Rose, J. / MacLean, W. et al. | British Library Conference Proceedings | 2003




    Video Compression Hardware Implementation using Programmable Media Processor

    Kratochvil, T. / Fryza, T. / IEEE et al. | British Library Conference Proceedings | 2003