An object of the invention is to provide a field programmable gate array which is able to prevent an inappropriate value from being output to the outside of an FPGA even when an SRAM-based programmable logic portion is out of order and to secure safety of a system. The field programmable gate array of the invention includes a hard macro CPU in which a circuit structure is fixed, a programmable logic in which a circuit structure is changeable, a diagnosis circuit which diagnoses an abnormality of the programmable logic, and a fail-safe interface circuit which is able to control an external output from the programmable logic to a safe side, and the hard macro CPU outputs a fail-safe signal which is an output of a safe side to the fail-sate interface circuit when an error is detected by the diagnosis circuit.
Field programmable gate array
26.02.2019
Patent
Elektronische Ressource
Englisch
Field Programmable Gate Array Based Reconfigurable Preprocessor
British Library Conference Proceedings | 1994
|FIELD PROGRAMMABLE GATE ARRAY (FPGA) HAVING DISSIMILAR CORES
Europäisches Patentamt | 2021
|