The invention provides a multilevel fault tolerance reinforcement satellite information processing system based on an SRAM (Static Random Access Memory) FPGA (Field Programmable Gate Array), and relates to satellite information processing. The invention aims at solving the problems that when the SRAM FPGA is used as a satellite information processing system, the system reliability is influenced by single event upset and latch-up effects and the like, and a satellite practical task is not combined with a protection measure. The system is realized through the following modules including a memory module, a checking and control module, a memory configuration module, a state storage Flash module, an IO/BUS module, an anti-latch power supply module and a main processing module, wherein the memory module is used for data storage and program loading of a main processing module; the checking and control module is used for single event upset effect immunization; the memory configuration module is used for storing initial configuration files and remote updating configuration files; the state storage Flash module is used for realizing the data access state; the IO/BUS module is used for realizing communication and control; the anti-latch power supply module is used for system single event latch-up effect protection and power supplying to each module; and the main processing module is used for data processing and satellite event management. The multilevel fault tolerance reinforcement satellite information processing system based on the SRAM FPGA is applied to the technical field of satellites.


    Zugriff

    Download


    Exportieren, teilen und zitieren



    Titel :

    Multilevel fault tolerance reinforcement satellite information processing system based on SRAM FPGA


    Beteiligte:
    WANG SHAOJUN (Autor:in) / MA NING (Autor:in) / CUI XIUHAI (Autor:in) / LIU DATONG (Autor:in) / PENG YU (Autor:in) / PENG XIYUAN (Autor:in)

    Erscheinungsdatum :

    2015-11-11


    Medientyp :

    Patent


    Format :

    Elektronische Ressource


    Sprache :

    Englisch


    Klassifikation :

    IPC:    G06F ELECTRIC DIGITAL DATA PROCESSING , Elektrische digitale Datenverarbeitung / B64G Raumfahrt , COSMONAUTICS



    SEU Fault Tolerance of FPGA with Multi-Bits Input for Satellite

    Lee, Min Su / Park, Chan Gook | AIAA | 2010


    Fault‐Tolerance Techniques for FPGA

    Yang, Mengfei / Hua, Gengxin / Feng, Yanjun et al. | Wiley | 2017


    Evaluation of SRAM based FPGA performance by simulating SEU through fault injection

    Ibrahim, Mohamed Mahmoud / Asami, Kenichi / Cho, Mengu | IEEE | 2013


    Multiple Fault Injection Platform for SRAM-Based FPGA Based on Ground-Level Radiation Experiments

    Tonfat, Jorge / Tarrillo, Jimmy / Tambara, Lucas et al. | Springer Verlag | 2016


    SEU mitigation strategies for SRAM-based FPGA

    Luo, Pei / Zhang, Jian | SPIE | 2011