This paper presents an optimized multicore embedded architecture to speed up and improve the resilience of the execution of a backprojection algorithm targeting onboard synthetic-aperture radar (SAR) imaging systems for the space environment. The proposed architecture produces SAR images by computing approximations instead of the full precision of some arithmetic operations. The proposed solution was implemented on a Xilinx SoC device with a dual-core processor. The novel fault-tolerant system exhibits graceful degradation characteristics as it is able to produce images considered acceptable, that is, signal-to-noise ratio ( SNR ) > 100    dB and on average with an SNR 0.65 dB less than the fault-free image, while providing a time reduction up to 33%, and a decrease up to 40% in energy consumption.


    Zugriff

    Download


    Exportieren, teilen und zitieren



    Titel :

    Embedded Fault-Tolerant Accelerator Architecture for Synthetic-Aperture Radar Backprojection


    Beteiligte:
    Cruz, Helena (Autor:in) / Duarte, Rui Policarpo (Autor:in) / Neto, Horacio (Autor:in)

    Erschienen in:

    Erscheinungsdatum :

    01.11.2019




    Medientyp :

    Aufsatz (Zeitschrift)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch





    Synthetic Aperture Radar

    Doerry, A. W. / Dickey, F. M. | British Library Online Contents | 2004


    Synthetic Aperture Radar

    Brown, William M. | IEEE | 1967


    Synthetic aperture radar

    Tema Archiv | 1976


    Bistatic Synthetic-Aperture Radar

    Elachi, C. / Goldstein, R. / Held, D. | NTRS | 1985