Single-event upsets in microelectronic circuits follow the collection of more than some critical amount of charge at certain reverse-biased junctions. Reducing charge collection at the junctions lowers the upset rate without requiring performance tradeoff. Three mechanisms for reducing the fraction of charge collected at a junction can be incorporated in the use of CMOS-type wells. For illustration, the CHMOS-III-D process used in Intel's P51C256 is shown to lower the error rate to be expected in deep space by an order of magnitude from that calculated for an equivalent dynamic RAM of standard design.
Effectiveness of CMOS charge reflection barriers in space radiation environments
Die Wirksamkeit von Reflexions-Barrieren in CMOS-Schaltungen bei Einfall kosmischer Strahlung
IEEE Transactions on Nuclear Science ; NS-34 , 6, PT.1 ; 1796-1799
1987
4 Seiten, 8 Quellen
Article (Journal)
English
AC impedance of space-charge barriers.
NTRS | 1969
|Predicting CMOS inverter response in nuclear and space environments
Tema Archive | 1983
|Radiation-hardened CMOS/SOS chips ideal for space
Tema Archive | 1983
|Light Weight Radiation Shielding for Space Environments
SAE Technical Papers | 2004
|