For several years the agency has investigated system concepts and design techniques for on-board switching and routing techniques, this is in order to allow very small earth stations to operate in an European-wide multiple spotbeam coverage. The underlying concept is to entrust the payload with an ISDN compatible switching processor, controlled by a Master Control Centre (MCC) situated on ground. This Control Centre acts also as a central signalling point and provides, on user demand, links among different kinds of traffic terminals and networks. This paper describes in detail the architecture of the on-board processor which is currently being developed by ESA. The present development concerns the OBP-T-Switch which is a sub-set of the overall T-S-T system. The OBP-switch, with a througput of 262144 Mbit/s incorporates the following sub-systems: on-board system clock unit, control unit, time switching unit, receive interface unit, transmit interface unit. The main drive of the present development is the maximum integration degree reachable with the status of the art technology. A large use of ASICs will be done in fact in order to optimise the size of the switch itself.
On-board processor architecture for the ESA T-S-T/SS-TDMA system
Architektur eines bordeigenen Prozessors für das ESA T-S-T/SS-TDMA-System
1991
3 Seiten, 3 Bilder
Conference paper
English
ACTS TDMA network control architecture
AIAA | 1988
|NTRS | 1970
A High Performance Multi-Processor Architecture for On-Board SAR Processor System
British Library Conference Proceedings | 2000
|