This paper presents an efficient approach to protect an FPGA design against Single Event Upsets (SEUs). A novel configuration scrubbing core, instantiated at the top level of the user project, is used for internal detection and correction of SEU-induced configuration errors without requiring further external radiation hardened control hardware. As demonstrated in the paper, this approach combines the benefits of fast SEU faults detection with fast restoration of the device functionality and small overhead. Moreover, the proposed technique result highly versatile and can be adopted for different FPGA device families.
An efficient and low-cost design methodology to improve SRAM-based FPGA robustness in space and avionics applications
Architectures, Tools and Applications, ARC, Reconfigurable Computing, International Workshop, 5 ; 74-84
2009
11 Seiten
Conference paper
English
SRAM based re-programmable FPGA for space applications
Tema Archive | 1999
|FPGA-based military avionics computing circuits
IEEE | 2004
|FPGA-Based Military Avionics Computing Circuits
Online Contents | 2004
|