The HSDAS is essentially a two channel digitisation system capable of analysing about 180 consecutive engine cycles at a resolution of 270 points/cycle up to a maximum engine speed of 5500 rpm. The input signals are digitised via a commercial LSI 11/23 Q-bus ADC with a nominal 100 kHz maximum throughput. The HSDAS software reduces this to a maximum of 40 kHz. In addition to the continuous digitisation of the two main ADC channels, two auxilliary channels are scanned once per engine cycle.


    Access

    Access via TIB

    Check availability in my library


    Export, share and cite



    Title :

    POP LSI 11/23 based high speed data acquisition system


    Additional title:

    Hochgeschwindigkeits-Datenerfassungs-System mit der PDP LSI 11/23


    Contributors:


    Publication date :

    1985


    Size :

    2 Seiten


    Type of media :

    Conference paper


    Type of material :

    Print


    Language :

    English




    High-speed data acquisition system design

    Choubey, A.K. / Raushan, R. / Manoj kumar, V. | IEEE | 2006



    Scalable-High-Speed Data Acquisition and Control System

    Bennett, M. / Instrument Society of America; Aerospace Industries Division / Instrument Society of America: Test Measurement Division | British Library Conference Proceedings | 1996


    Trimaran Hullform Demonstrator High Speed Data Acquisition System

    Marshall, B. R. / Antenucci, J. A. / Kraynick, D. A. et al. | British Library Conference Proceedings | 2000


    Design of PCI Bus High-Speed Data Acquisition System Based on FPGA

    Zhu, Xiaoming / Wang, Xiaodong / Chen, Jie et al. | Springer Verlag | 2020