The HSDAS is essentially a two channel digitisation system capable of analysing about 180 consecutive engine cycles at a resolution of 270 points/cycle up to a maximum engine speed of 5500 rpm. The input signals are digitised via a commercial LSI 11/23 Q-bus ADC with a nominal 100 kHz maximum throughput. The HSDAS software reduces this to a maximum of 40 kHz. In addition to the continuous digitisation of the two main ADC channels, two auxilliary channels are scanned once per engine cycle.
POP LSI 11/23 based high speed data acquisition system
Hochgeschwindigkeits-Datenerfassungs-System mit der PDP LSI 11/23
1985
2 Seiten
Conference paper
English
High-speed data acquisition system design
IEEE | 2006
|SPEED DATA ACQUISITION DEVICE, SERVICE PROVIDING SYSTEM AND SPEED DATA ACQUISITION METHOD
European Patent Office | 2021
|Scalable-High-Speed Data Acquisition and Control System
British Library Conference Proceedings | 1996
|Trimaran Hullform Demonstrator High Speed Data Acquisition System
British Library Conference Proceedings | 2000
|Design of PCI Bus High-Speed Data Acquisition System Based on FPGA
Springer Verlag | 2020
|