As technology reduces to nm range, switching power, short-circuit power, and total power consumption decrease, while leakage powerLeakage Power consumption increases. There have been a few techniques reported to reduce leakage powerLeakage Power consumption, but it remains unclear which technique is the most effective for power reductionReduction at the 16 nm technology node. The main aim of this paper is to determine the various elements of power consumption in complementary metal–oxide–semiconductor (CMOS) circuits at various technology nodes as well as to determine the most effective method of leakage reductionReduction at 16 nm technology. In this paper, various leakage reductionReduction techniques are compared using a spice simulationSimulation tool and a 16 nm predictive technology model (PTM) CMOS model. As a result, it has been concluded that the best method for reducing leakage is the sleep transistorSleep Transistor method among lectorLECTOR, ONOFICONOFIC, dual-stackDual-stack, and sleepy keeper transistor techniques. Compared with a sleep transistorSleep Transistor technique, lectorLECTOR, ONOFICONOFIC, dual-stackDual-stack, and sleepy keeper techniquesSleepy Keeper Techniques exhibited 151×, 156×, 2.91×, and 1.2 × times higher leakage powerLeakage Power consumption, respectively. This study may contribute to the finding of an effective leakage reductionReduction technique appropriate for CMOS circuit scale technology nodes.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Leakage Power Reduction in CMOS Inverter at 16 nm Technology


    Additional title:

    Lect. Notes Electrical Eng.


    Contributors:

    Conference:

    International Conference on Robotics, Control, Automation and Artificial Intelligence ; 2022 November 24, 2022 - November 26, 2022



    Publication date :

    2023-11-18


    Size :

    13 pages





    Type of media :

    Article/Chapter (Book)


    Type of material :

    Electronic Resource


    Language :

    English




    POWER TRANSFER UNIT WITH BREAKOUT FRICTION REDUCTION AND LEAKAGE REDUCTION

    KRANE STEVEN A / POLLEE DEAN R / JOHNS SCOTT N et al. | European Patent Office | 2023

    Free access

    Power transfer unit with breakout friction reduction and leakage reduction

    KRANE STEVEN A / POLLEE DEAN R / JOHNS SCOTT N et al. | European Patent Office | 2024

    Free access

    POWER TRANSFER UNIT WITH BREAKOUT FRICTION REDUCTION AND LEAKAGE REDUCTION

    KRANE STEVEN A / POLLEE DEAN R / JOHNS SCOTT N et al. | European Patent Office | 2020

    Free access

    POWER TRANSFER UNIT WITH BREAKOUT FRICTION REDUCTION AND LEAKAGE REDUCTION

    KRANE STEVEN A / POLLEE DEAN R / JOHNS SCOTT N et al. | European Patent Office | 2022

    Free access

    POWER TRANSFER UNIT WITH BREAKOUT FRICTION REDUCTION AND LEAKAGE REDUCTION

    KRANE STEVEN A / POLLEE DEAN R / JOHNS SCOTT N et al. | European Patent Office | 2020

    Free access