Triple Modular redundancy technique is mostly used to mask transient faults in circuits operating in dependable systems. The generalization of this technique (known as nMR) allows the use of more than three redundant copies of the circuit to increase the reliability under multiple faults. The main drawback of nMR is its high power consumption, which usually implies in n times the power consumption of a single circuit. In this work, we present a mathematical model that predicts the power consumption overhead based on the power characteristics of the basic module. We estimate power consumption in some case-study circuits protected by nMR in a commercial SRAM-based FPGA and compare to a proposed model that estimates power consumption penalty. Results demonstrate that nMR can be implemented with low power overhead in FPGAs and therefore it is a suitable technique for most applications synthesized into this type of programmable devices that need to cope with massive multiple faults.
Power Analysis in nMR Systems in SRAM-Based FPGAs
FPGAs and Parallel Architectures for Aerospace Applications ; Chapter : 8 ; 103-119
2016-01-01
17 pages
Article/Chapter (Book)
Electronic Resource
English
A Fault Injection technique oriented to SRAM-FPGAs
Springer Verlag | 2016
|Timing driven placement for fault tolerant circuits implemented on SRAM-based FPGAs
Tema Archive | 2009
|British Library Conference Proceedings | 2000
|British Library Conference Proceedings | 2013
|