Triple Modular redundancy technique is mostly used to mask transient faults in circuits operating in dependable systems. The generalization of this technique (known as nMR) allows the use of more than three redundant copies of the circuit to increase the reliability under multiple faults. The main drawback of nMR is its high power consumption, which usually implies in n times the power consumption of a single circuit. In this work, we present a mathematical model that predicts the power consumption overhead based on the power characteristics of the basic module. We estimate power consumption in some case-study circuits protected by nMR in a commercial SRAM-based FPGA and compare to a proposed model that estimates power consumption penalty. Results demonstrate that nMR can be implemented with low power overhead in FPGAs and therefore it is a suitable technique for most applications synthesized into this type of programmable devices that need to cope with massive multiple faults.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Power Analysis in nMR Systems in SRAM-Based FPGAs




    Publication date :

    2016-01-01


    Size :

    17 pages




    Type of media :

    Article/Chapter (Book)


    Type of material :

    Electronic Resource


    Language :

    English




    Availability analysis for satellite data processing systems based on SRAM FPGAs

    Siegle, Felix / Vladimirova, Tanya / Ilstad, Jorgen et al. | IEEE | 2016


    A Fault Injection technique oriented to SRAM-FPGAs

    Guzmán-Miranda, H. / Barrientos-Rojas, J. / Aguirre, M. A. | Springer Verlag | 2016




    PROSPECTION OF RECONFIGURATION CAPABILITIES USING SPACE QUALIFIED SRAM-BASED FPGAS FOR A SATELLITE COMMUNICATIONS APPLICATION

    Veljkovic, F. / Mora, J. / Riesgo, T. et al. | British Library Conference Proceedings | 2013