Future planetary exploration missions demand significant advances in on-board computing capabilities over current avionics architectures based on a single-core processing element. The state-of-the-art multi-core processor provides much promise in meeting such challenges while introducing new fault tolerance problems when applied to space missions. Software-based schemes are being presented in this paper that can achieve system-level fault mitigation beyond that provided by radiation-hard-by-design (RHBD). For mission and time critical applications such as the Terrain Relative Navigation (TRN) for planetary or small body navigation, and landing, a range of fault tolerance methods can be adapted by the application. The software methods being investigated include Error Correction Code (ECC) for data packet routing between cores, virtual network routing, Triple Modular Redundancy (TMR), and Algorithm-Based Fault Tolerance (ABFT). A robust fault tolerance framework that provides fail-operational behavior under hard real-time constraints and graceful degradation will be demonstrated using TRN executing on a commercial Tilera(R) processor with simulated fault injections.
Fault Mitigation Schemes for Future Spaceflight Multicore Processors
AIAA Infotech 2012 ; 2012 ; Garden Grove, CA, United States
2012-06-19
Conference paper
No indication
English
2012-2509 Fault Mitigation Schemes for Future Spaceflight Multicore Processors
British Library Conference Proceedings | 2012
|Enabling Future Robotic Missions with Multicore Processors
British Library Conference Proceedings | 2011
|