Goodyear Aerospace delivered the Massively Parallel Processor (MPP) to NASA/Goddard in May 1983, over three years ago. Ever since then, Goodyear has tried to look in a forward direction. There is always some debate as to which way is forward when it comes to supercomputer architecture. Improvements to the MPP's massively parallel architecture are discussed in the areas of data I/O, memory capacity, connectivity, and indirect (or local) addressing. In I/O, transfer rates up to 640 megabytes per second can be achieved. There are devices that can supply the data and accept it at this rate. The memory capacity can be increased up to 128 megabytes in the ARU and over a gigabyte in the staging memory. For connectivity, there are several different kinds of multistage networks that should be considered.


    Access

    Access via TIB

    Check availability in my library


    Export, share and cite



    Title :

    The architecture of tomorrow's massively parallel computer


    Contributors:


    Publication date :

    1987-07-01


    Type of media :

    Conference paper


    Type of material :

    No indication


    Language :

    English




    Enhanced memory architecture for massively parallel vision chip

    Chen, Zhe / Yang, Jie / Liu, Liyuan et al. | SPIE | 2015


    Optical interconnections for the massively parallel computer

    Nishimura, S. / Inoue, H. / Hanatani, S. et al. | IEEE | 1996


    Optical Interconnections for the Massively Parallel Computer

    IEEE; Lasers and Electro-Optics Society | British Library Conference Proceedings | 1996


    Application of Morphology on a Massively Parallel Computer

    Wilson, S. | British Library Online Contents | 1990


    The Massively Parallel Processor

    D.H. Schaefer / J.R. Fischer / K.R. Wallgren NASA Goddard Space Flight Center et al. | AIAA | 1982