In this paper, a 12-bit 50MHz Pipelined Low-Voltage ADC is presented, which consists of 8-stage-pipelined low resolution ADCs and a 4-bit flash ADC. Several critical technologies are used to guarantee the resolution and high sampling and converting rate such as 1.5bits per stage conversion, digital correction logic, gain-boosted telescopic OTA and so on. Finally the whole system is taped out in SMIC with its 0.13 um process successful, the test result testified all the specifications are well satisfied.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    12-Bits 50 MHz Pipelined Low-Voltage ADC Design


    Contributors:
    Sun, Jinduo (author) / Cao, Xixin (author) / Cao, Jian (author) / Wu, Yadong (author) / Liu, Yue (author) / Zhang, Xing (author)


    Publication date :

    2008-05-01


    Size :

    498636 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    Pit Bits

    Online Contents | 1998


    Pit Bits

    Online Contents | 1998


    Verifying a pipelined microprocessor

    Bickford, M. | IEEE | 2000


    Programable Pipelined-Image Processor

    Gennery, D. B. / Wilcox, B. | NTRS | 1986


    Verifying a Pipelined Microprocessor

    Bickford, M. / IEEE / AIAA | British Library Conference Proceedings | 2000