This paper proposes a novel low power pipelined architecture for a multicarrier code division multiple access (MC-CDMA) receiver. The receiver is based on 64 subcarriers. It comprises of two blocks namely the FFT for demodulation and the combiner for despreading and equalization. The 64-point FFT block is based on low power pipelined radix-4 architecture in which coefficient ordering is applied to its second stage to further bring down its power consumption. Clock gating is extensively used in the combiner to reduce its power consumption.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    A novel low power pipelined architecture for a MC-CDMA receiver


    Contributors:
    Hasan, M. (author) / Arslan, T. (author) / Thompson, J. (author)


    Publication date :

    2003-01-01


    Size :

    402697 byte





    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    A Novel Low Power Pipelined Architecture for a MC-CDMA Receiver

    Hasan, M. / Arslan, T. / Thompson, J. et al. | British Library Conference Proceedings | 2003


    Intelligent pipelined control architecture for remote robotic applications

    Lokshin, A. / Beahan, J. / Balaram, J. | NTRS | 1990


    Experimental SEFDM Pipelined Iterative Detection Architecture with Improved Throughput

    Ozan, Waseem / Haigh, Paul Anthony / Tan, Bo et al. | IEEE | 2018


    A parallel pipelined architecture for a digital multicarrier demodulator

    Fernandes, P. J. / Eugene, L. P. / Jamali, M. M. et al. | NTRS | 1990


    An adaptive DS-CDMA receiver for airtraffic control

    Chen, Tao / Chen, Bo / Ding, Yongfei et al. | IEEE | 2014