In this paper, we discuss the main challenges and our solutions proposed for implementation of a high-speed data link layer processor. Our target is to achieve processing throughput faster than 20 Gbps. Meanwhile a single core of our implementation achieves ''only'' ~28 Gbps, we propose a multi-core solution that can run up to ~110 Gbps. For this purpose, we use baseband signal splitters and combiners. Alternatively, we come up with Parallel Sequence Spread Spectrum (PSSS). After splitting the input signal, we divide the required processing-effort among a set of parallel baseband and data link layer processors. The discussed data link layer processor uses hybrid-automatic-repeat-request-I (HARQ-I) with link adaptation and selective fragment repetitions. Such solution significantly improves the efficiency of the method and allows to reduce the implementation complexity when compared to HARQ-III. The main issue discussed in the article is power and energy consumption. Our solution consumes maximally 300 mW at 27.9 Gbps, including forward error correction (FEC) engine.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Implementation of a Multi-Core Data Link Layer Processor for THz Communication


    Contributors:
    Lopacinski, L. (author) / Eissa, M. H. (author) / Panic, G. (author) / Brzozowski, M. (author) / Hasani, A. (author) / Kraemer, R. (author)


    Publication date :

    2018-06-01


    Size :

    361414 byte





    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    Data Link Processor (DLP) Project Transition Plan

    G. Morfitt / N. A. Doucett | NTIS | 1990


    Data Link Layer

    SAE Technical Papers | 2006


    Data Link Layer

    SAE Technical Papers | 2010


    Data Link Layer

    SAE Technical Papers | 2022


    Data Link Layer

    SAE Technical Papers | 2021