Single-event upsets in microelectronic circuits follow the collection of more than some critical amount of charge at certain reverse-biased junctions. Reducing charge collection at the junctions lowers the upset rate without requiring performance tradeoff. Three mechanisms for reducing the fraction of charge collected at a junction can be incorporated in the use of CMOS-type wells. For illustration, the CHMOS-III-D process used in Intel's P51C256 is shown to lower the error rate to be expected in deep space by an order of magnitude from that calculated for an equivalent dynamic RAM of standard design.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    Effectiveness of CMOS charge reflection barriers in space radiation environments


    Weitere Titelangaben:

    Die Wirksamkeit von Reflexions-Barrieren in CMOS-Schaltungen bei Einfall kosmischer Strahlung


    Beteiligte:
    McNulty, P.J. (Autor:in) / Lynch, J.E. (Autor:in) / Abdel-Kader, W.G. (Autor:in)

    Erschienen in:

    IEEE Transactions on Nuclear Science ; NS-34 , 6, PT.1 ; 1796-1799


    Erscheinungsdatum :

    1987


    Format / Umfang :

    4 Seiten, 8 Quellen



    Medientyp :

    Aufsatz (Zeitschrift)


    Format :

    Print


    Sprache :

    Englisch




    AC impedance of space-charge barriers.

    Maserjian, J. | NTRS | 1969


    Predicting CMOS inverter response in nuclear and space environments

    Winokur, P.S. / Kerris, K.G. / Harper, L. | Tema Archiv | 1983


    Radiation-hardened CMOS/SOS chips ideal for space

    Handen, J. / Veloric, H. | Tema Archiv | 1983


    Radiation Hardened Electronics for Space Environments (RHESE)

    Keys, Andrew S. / Adams, James H. / Frazier, Donald O. et al. | NTRS | 2007


    Light Weight Radiation Shielding for Space Environments

    Bartholet, Bill | SAE Technical Papers | 2004