This paper describes the implementation of IDDQ testing combined with high voltage testing on a CMOS custom automotive IC. Special design considerations to accommodate IDDQ testing are discussed in this paper. IDDQ pattern generation, data collection and limit setting are presented. IDDQ patterns developed for this IC, together with the fault-graded patterns, achieved a higher fault coverage compared to the conventional single stuck-at-fault approach alone. The combination of the IDDQ test and the voltage screen test resulted in a higher reliability of the device.
IDDQ testing on a custom automotive IC
IDDQ-Test an einem anwendungsspezifischen Automobil-IC
IEEE Journal of Solid-State Circuits ; 30 , 3 ; 295-299
1995
5 Seiten, 12 Bilder, 1 Tabelle, 7 Quellen
Aufsatz (Zeitschrift)
Englisch
Custom CMOS Approach to Automotive Instrumentation
SAE Technical Papers | 1979
|Custom MOS for the Automotive Market
SAE Technical Papers | 1979
|Custom MOS for the automotive market
Tema Archiv | 1979
|Custom CMOS approach to automotive instrumentation
Tema Archiv | 1979
|