This paper presents a design procedure of the virtual test environment for fail-safe algorithm development of a motor control unit (MCU) in the electric or hybrid-electric vehicle, using a hardware-in-the-loop (HIL) simulator. Mathematical models of the vehicle, the battery, the permanent magnet synchronous motor (PMSM), and the inverter are developed based on the physical and engineering principles and programmed to be executed in real-time. The programmed models emulate the performance of each component and run in the HIL simulator. The signal interface between the HIL simulator and a MCU is also developed by designing appropriate wire harness and signal matching. Fault diagnosis of a MCU is conducted to show the feasibility of the virtual test environment. Several different failure modes of the MCU are implemented and tested by the HIL simulator to show the possibility of fault detection and fault diagnosis algorithms of the MCU in real-time.


    Zugriff

    Zugriff über TIB

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    Virtual Test Environment for Fail-safe Algorithm Development of a MCU Using a HIL Simulator


    Beteiligte:
    Jeong, Kiyun (Autor:in) / Kang, Raecheong (Autor:in) / Lee, Hyeongcheol (Autor:in)

    Erschienen in:

    Erscheinungsdatum :

    2012


    Format / Umfang :

    7 Seiten, 12 Bilder, 11 Quellen



    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Print


    Sprache :

    Englisch




    Fail safe or fail dead?

    Davis,A. | Kraftfahrwesen | 1988


    FAIL-SAFE CONTROL DEVICE AND FAIL-SAFE CONTROL METHOD

    OKUBO YOICHI / SUGIYAMA AKINOBU | Europäisches Patentamt | 2019

    Freier Zugriff

    FAIL SAFE BEARING

    VERMANDE FREDERIC | Europäisches Patentamt | 2024

    Freier Zugriff

    FAIL-SAFE SYSTEM

    ITO HIROAKI | Europäisches Patentamt | 2021

    Freier Zugriff

    FAIL-SAFE VALVE

    Europäisches Patentamt | 2017

    Freier Zugriff