This paper presents an efficient approach to protect an FPGA design against Single Event Upsets (SEUs). A novel configuration scrubbing core, instantiated at the top level of the user project, is used for internal detection and correction of SEU-induced configuration errors without requiring further external radiation hardened control hardware. As demonstrated in the paper, this approach combines the benefits of fast SEU faults detection with fast restoration of the device functionality and small overhead. Moreover, the proposed technique result highly versatile and can be adopted for different FPGA device families.


    Zugriff

    Zugriff über TIB

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    An efficient and low-cost design methodology to improve SRAM-based FPGA robustness in space and avionics applications


    Beteiligte:
    Lanuzza, Marco (Autor:in) / Zicari, Paolo (Autor:in) / Frustaci, Fabio (Autor:in) / Perri, Stefania (Autor:in) / Corsonello, Pasquale (Autor:in)


    Erscheinungsdatum :

    2009


    Format / Umfang :

    11 Seiten





    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Print


    Sprache :

    Englisch




    SRAM based re-programmable FPGA for space applications

    Wang, J.J. / Katz, R.B. / Sun, J.S. et al. | Tema Archiv | 1999


    FMER: An Energy-Efficient Error Recovery Methodology for SRAM-Based FPGA Designs

    Agiakatsikas, Dimitris / Cetin, Ediz / Diessel, Oliver | IEEE | 2018



    FPGA-Based Military Avionics Computing Circuits

    Pederson, R.N. | Online Contents | 2004