Reconfigurability with fault-tolerance is one of the most desirable hardware combinations for space computing systems. This paper introduces an adaptable computing architecture that includes random and delay- fault recovering capability for avionics and space applications. A micro-architecture level fault handling and recovering scheme that can immunize random/delay errors is presented as a means of overcoming the limitations of gate-level fault tolerance. The fault- recovery flexible architecture was developed based on a pure-ASIC-based retargetable computing system. The retargetable system also offers sufficient flexibility without employing programmable devices. This adaptable system reasserts different signal patterns for random/delay faults by rerouting micro-operations of the operation that caused the faults. Different sequences of bit-pattern generated by the retargetable system avoid the same faulty situation in high-speed VLSI circuits, while continuously supporting seamless modification and migration of underlying hardware and software after fabrication of retargetable systems.


    Zugriff

    Zugriff über TIB

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    Fault-recovery non-FPGA-based adaptable computing system design


    Beteiligte:
    Jung, Yong-Kyu (Autor:in)


    Erscheinungsdatum :

    2007


    Format / Umfang :

    8 Seiten, 21 Quellen



    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Print


    Sprache :

    Englisch





    FPGA On-Board Computer design based on hierarchical fault tolerance

    Lei Xing, / Zhaowei Sun, / Guodong Xu, | IEEE | 2008



    FPGA-Based Military Avionics Computing Circuits

    Pederson, R.N. | Online Contents | 2004


    ADAPTABLE HITCH SYSTEM

    WEIHL RICKY A | Europäisches Patentamt | 2018

    Freier Zugriff