To fulfill the always increasing computing power required by airborne equipment's, ESA has carried out the development of the LEON, a SPARC v8 processor. This device, available as a soft macro, is commonly targeting commercial and space markets. Therefore, to resist against radiation inherent to space environment, its design is highly configurable so as SEU (single-event upset) protection mechanisms can be implemented without significant penalty. The work described in this paper presents the design by Atmel of a 0.35 micron technology demonstrator implementing the fault tolerant version of the LEON aiming at the validation of the SPARC standard compliance as well as SEU protection efficiency verification. Both functional validation and radiation results are reviewed with special attention to SEU induced errors circumventing actions.
TSC696E: a SPARC V8 processor with SEU protection built-in architecture
TSC696E: ein Prozessor mit eingebauter SEU-Schutz-Architektur
2002
6 Seiten, 9 Bilder, 5 Quellen
Aufsatz (Konferenz)
Englisch
TSC696E: a SPARC V8 processor with SEU protection built-in architecture
British Library Conference Proceedings | 2002
|Software validation facility for the SPARC micro-processor
British Library Conference Proceedings | 1999
|SLUB | 1996
LEONDARE - SPARC V8 Processor with High-Speed FPU and MMU
British Library Conference Proceedings | 2008
|Evaluation of the TSC695F 0,5mum rad hard V7 Sparc processor
British Library Conference Proceedings | 2002
|