As a step towards a real-time signal aperture radar (SAR) correlator, custom very large scale integration (VLSI) architectures are developed. Considering the extremely short word length of the data, we derive three architectures with massive parallelism in bit space. Unlike frequency methods, no. degradation is introduced during convolution. Optimized for time and space, they are highly suited to VLSI implementation, and a small architecture with 80 taps operating at 10 MHz has been built using an FPGA.


    Zugriff

    Zugriff über TIB

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    VLSI architecture for SAR data compression


    Beteiligte:
    Jeong, H. (Autor:in) / Park, J.H. (Autor:in) / Ryu, H.Y. (Autor:in) / Kwon, J.B. (Autor:in) / Oh, Y. (Autor:in)


    Erscheinungsdatum :

    2002


    Format / Umfang :

    14 Seiten, 19 Quellen




    Medientyp :

    Aufsatz (Zeitschrift)


    Format :

    Print


    Sprache :

    Englisch




    VLSI architecture for SAR data compression

    Jeong, H. / Park, J.H. / Ryu, H.Y. et al. | IEEE | 2002




    Parallel VLSI Architecture

    Truong, T. K. / Reed, I. / Yeh, C. et al. | NTRS | 1985