A method is proposed for representing an IIR digital filter as a Finite State Machine (FSM). This representation only has a maximum error of 1/2 bit from the final result of infinite accuracy arithmetic, and has not any increase in errors during the processing period. The realization avoids the effects of coefficient quantization and multiplication arithmetic errors caused by finite word length on the performance of DSP system. A graph theory method is presented for removing the oscillations from the system with a minimal increase in noise and without any increase in complexity of systems.
Finite State Machine Realization of IIR Digital Filters
Footprints in Cambridge and Aviation Industries of China ; Kapitel : 10 ; 107-113
20.09.2021
7 pages
Aufsatz/Kapitel (Buch)
Elektronische Ressource
Englisch
Digital Signal Processing Systems with Finite State Machine Realization
Springer Verlag | 2021
|Rapid Realization of Digital Filters with Impulse-Response Characteristics of a Gaussian Type
British Library Online Contents | 1998
|Direct Form I Realization of Active Photonic Filters
British Library Online Contents | 2007
|