With growing connectivity in consumer and industrial applications, the need for security rises proportionally. Compromises in security design of e.g. autonomous driving systems endanger not only material goods but may threaten personal life of humans. Besides the demand for functional safety of complex, connected systems, cyber security is paramount. As the traditional verification flow is only dealing with functionality, reliability and safety aspects, a trusted design flow extends this by adding aspects of hardware vulnerabilities in verification and certification. Consequently, without full trust in the globally distributed development and production process, semiconductor manufacturers need to check that no malicious modifications are inserted. Physical layout verification is achieved via a comparison of the recovered chip layout extracted from an application against the design data. To enable trust, a comprehensive figure of merit has been defined to evaluate the correlation of the layout extraction to design data. Using this figure of merit (FoM), it is shown on a 40 nm sample that ultra-high scanning speeds still deliver adequate image quality.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    Enabling Trust for Advanced Semiconductor Solutions Based on Physical Layout Verification


    Weitere Titelangaben:

    Lect.Notes Mobility


    Beteiligte:
    Zachäus, Carolin (Herausgeber:in) / Meyer, Gereon (Herausgeber:in) / Ludwig, Matthias (Autor:in) / Lippmann, Bernhard (Autor:in) / Unverricht, Niklas (Autor:in)

    Kongress:

    International Forum on Advanced Microsystems for Automotive Applications ; 2020 ; Berlin, Germany May 26, 2020 - May 27, 2020



    Erscheinungsdatum :

    11.12.2020


    Format / Umfang :

    17 pages





    Medientyp :

    Aufsatz/Kapitel (Buch)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch




    Biometric verification/identification based on hands natural layout

    Adan, M. / Adan, A. / Vazquez, A. S. et al. | British Library Online Contents | 2008


    Verification of metro track signalling layout based on microscopic simulation

    Jinwen Wei / Qian Xu / Kirkwood, David et al. | IEEE | 2016




    Trust Score-Based Zero Trust Architecture for Advanced Metering Infrastructure Security

    Bhattarai, Hrishav / Kulkarni, Akshay / Niamat, Mohammed | IEEE | 2024