Low-level image processing operations usually involve simple and repetitive operations over the entire input images, thus image processor may communicate with the memory system or each other frequently, hence the image processor would provide high throughput rate. In this article we present an architectural design and analysis of a parallel RISC image processor. The processor was based on PCI bus to speed up a range of image processing operations. The other characteristic of the processor is that a new three-port hostbridge is integrated into the processor. The implementation of commonly used image processing algorithms and their performance evaluation are also discussed.
Design of a parallel RISC image processor based on PCI bus
Neural Network and Distributed Processing ; 2001 ; Wuhan,China
Proc. SPIE ; 4555
2001-09-20
Aufsatz (Konferenz)
Elektronische Ressource
Englisch
A multichip module based RISC processor with programmable hardware
Tema Archiv | 1995
|ERC 32 Radiation Tolerant RISC Processor; Tolerance to Radiation
British Library Conference Proceedings | 1997
|