The method of bootloader for multi-chip systems on chiplet are interesting topics to approach goals of low power and high performance. Meanwhile, designers find the complexity of multi-stage boot in heterogeneous SoCs being a challenge. To boot the multiple chips, a SPI2AHB Master module is designed. The module allows adjacent chips to function as either slave or master in the heterogeneous SoCs and enables the rewriting of SRAM to ensure the system can start up properly. The communication between the main control module and dedicated processor units is realized through the co-share memory with interrupt handshaking, effectively avoiding memory consistency issues. The paper chooses the SiFive E21, based on the RISC-V instruction set as the main control processor, to design a heterogeneous SoC system with the chiplet technology. The implementation of each component, and the corresponding test benches, are written using Verilog HDL in RTL. The project produced the RISC-V main control processor is loaded into Cyclone IV FPGA for system verification. The results show the heterogeneous SoC system can successfully boot in two different boot methods, SRAM and flash while maintaining very low resource utilization on FPGA.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    Design of the Main Control RISC-V Processor in Chiplet Applications


    Beteiligte:
    Zhang, Zheng (Autor:in) / Gao, Bo (Autor:in) / Gong, Min (Autor:in)


    Erscheinungsdatum :

    11.10.2023


    Format / Umfang :

    2750130 byte




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    Radiation Hardened, High Performance Risc Based Processor for Spaceflight Applications

    Topliffe, D. A. / International Astronautical Federation | British Library Conference Proceedings | 1994


    CHIPLET TIMESTAMP VERIFICATION

    ATHANIKAR SACHIN / PIEDNOEL FRANCOIS | Europäisches Patentamt | 2025

    Freier Zugriff

    Design and Development of a 32-bit RISC Embedded Processor System for Space Applications

    Guilhem, H. / Cissou, R. / David, P. et al. | British Library Conference Proceedings | 1993


    A multichip module based RISC processor with programmable hardware

    Newell, M. / Fang, W.C. / Johannesson, R. et al. | Tema Archiv | 1995


    Implementation of 32 Bit RISC Processor using Reversible Gates

    Jyoti Choudhary / Mahesh Kumar Sharma | BASE | 2019

    Freier Zugriff