Currently, in image processing, segmentation algorithms comprise between real time video rate processing and accurate results. In this paper, we present an efficient and not recursive algorithm filter originated from Deriche filter. This algorithm is implemented in hardware by using FPGA technology. Thus, it permits video rate edge detection. In addition, the FPGA board is used as an edge tracking accelerator, it allows us to greatly reduce execution time by avoiding scanning the whole image. We also present the architecture of our vision system dedicated to build 3D scene every 200 ms.
Real-time reprogrammable low-level image processing: edge detection and edge tracking accelerator
Visual Communications and Image Processing '93 ; 1993 ; Cambridge,MA,United States
Proc. SPIE ; 2094
1993-10-22
Aufsatz (Konferenz)
Elektronische Ressource
Englisch
The Real-Time Signal Processor of the Future: Reprogrammable Hardware
British Library Conference Proceedings | 1995
|Reprogrammable Threat Radar Emitter Simulations using Real-Time, Closed-Loop Software Models
British Library Conference Proceedings | 1997
|Reprogrammable Onboard Mission of Iras
NTIS | 1983
|